

Search Notes

Application No.

10/628,916

Examiner

Peguy JeanPierre

Applicant(s)

POTLAPALLI ET AL.

Art Unit

2819

SEARCHED

| Class | Subclass | Date | Examiner |
|-------|----------|-----------|----------|
| 341 | 155 | | |
| | 141 | | |
| | 162 | | |
| | 160 | | |
| 710 | 65 | | |
| | 69 | 5/17/2004 | PJP |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

INTERFERENCE SEARCHED

| Class | Subclass | Date | Examiner |
|-------|----------|-----------|----------|
| 341 | 155 | 5/17/2004 | PJP |
| | | | |
| | | | |
| | | | |

**SEARCH NOTES
(INCLUDING SEARCH STRATEGY)**

| | DATE | EXMR |
|---|-----------|------|
| EAST | | |
| logic circuit is coupled to ADC to select either fixed, variable or set of analog input signals to be converted | 5/17/2004 | PJP |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |